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We present reversible classical circuits for per-
forming various arithmetic operations aided by
dirty ancillae (i.e. extra bits/qubits in an un-
known state that must be restored before the
circuit ends). We improve the number of clean
qubits needed to factor an n-bit number with
Shor’s algorithm [12] from 1.5n+O(1) [19] to n+2,
assisted by n−1 dirty qubits, without increasing
the asymptotic size or depth of the circuit.
1 Introduction
When constructing quantum circuits, or classical re-
versible circuits, an important resource is the num-
ber of available ancillae. An ancilla is an extra bit or
qubit that is available for use by a circuit as temporary
workspace. Ancillae may be initialized to a known com-
putational basis state (“clean bit”), or be given to the
circuit in an unknown and potentially entangled state
that must be restored before the circuit finishes (“dirty
bit”). Clean bits are more valuable, allowing for simpler
and more compact circuit constructions, but dirty bits
are more plentiful, since any temporarily unused bit is
a borrowable dirty bit.
One part of a circuit can borrow dirty bits from an-
other part of the same circuit, so circuit constructions
that require only dirty bits are easier to apply under
tight space constraints, or on circuit topologies where
other ancillae are too far away to be acquired quickly.
When attempting to reduce the number of bits or qubits
required by a circuit, replacing constructions that use
clean ancillae with ones that use dirty ancillae is a useful
intermediate goal.
It is important to note that, pragmatically speaking,
it is far more important to, for example, achieve low
T gate counts under plausible architectural constraints
than to reduce the number of clean qubits required by
a circuit. Our goal in this paper is not to come up
with an implementation of Shor’s algorithm optimized
in the ways that matter for plausible future quantum
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computer architectures. Our goal is to explore the con-
sequences of picking a metric, trying to optimize it, and
seeing what ideas fall out. The circuit constructions
we present will not be optimized to achieve good con-
stant factors on circuit depth or gate count (though
their asymptotics are fine). And they will ignore ma-
chine architecture; they assume all-to-all connectivity
between qubits. And the total number of qubits we use
(2n + 1) is higher than previous work. But interesting
ideas don’t always come from thinking directly about a
problem; there is much to be found by placing artificial
goals and seeing where they lead. That exploration is
our intent. In this paper, we reduce the number of clean
qubits required to factor an n-bit number with Shor’s
algorithm from 1.5n + O(1) clean qubits [19] to n + 2
clean qubits assisted by n − 1 dirty qubits. We do so
without increasing the asymptotic circuit depth or size.
Our paper is structured as follows. Section 1 intro-
duces and describes the conventions our circuit con-
structions and circuit diagrams will follow. In Section 2
we describe all the circuit constructions we use to re-
duce the period finding step of Shor’s algorithm into
constant-sized gates, while tracking the number of re-
quired dirty ancillae. Then, in Section 3, we discuss
the novelty and comparative costs of the presented cir-
cuit constructions. Finally, Section 4 concludes with a
discussion of possible future improvements.
All constructions in this paper use a two’s-
complement representation of integers. When a result
would exceed the size of a register, it wraps (i.e. all the
non-modular arithmetic constructions we discuss actu-
ally perform arithmetic modulo 2n, where n is the size
of the target register).
All diagrams order qubits from least significant bit
(LSB) at the top to most significant bit (MSB) at the
bottom.
All our circuit diagrams annotate operations with the
number of clean and/or dirty ancillae they need. For
example, a dashed line from an operation down to a
triangle inscribed with “3 dirty” means that the oper-
ation needs 3 dirty ancilla. If there are 3 unused wires
that the operation can borrow, then the triangle will be
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green and a note of “(satisfied)” will be written under-
neath. If there are not enough unused wires shown in
the diagram, the triangle will be yellow.
The ancillae counts shown in diagrams and discussed
in the text are not optimal; they are entirely based on
what the constructions we discuss in this paper achieve.
Nearly all the circuit constructions we present are clas-
sical reversible circuits (i.e. they do not use any quan-
tum operations), so tricks such as the ancilla bootstrap
shown in Figure 21 could cut the ancilla count in several
places. However, none of these improvements decrease
the ancillae required at any crucial bottleneck, and so
they do not reduce the number of qubits required by
our overall construction of Shor’s algorithm.
To avoid ambiguity, circuit diagrams will divide
multi-register operations into separate parts. For exam-
ple, for an addition operation that adds a register x into
a register y (i.e. performs |x〉|y〉 → |x〉|y+x (mod 2n)〉),
we will place a light-gray box with the text “Input A”
over the wires corresponding to x and a white box with
the text “+A” over the wires corresponding to y. The
“A” symbol refers to the value of the input register, in
the computational basis, at the time of the operation.
Diagrams will often use a sequence of operations each
with their own “Input A” box specific to that opera-
tion. This reuse of “A” does not indicate any relation
between those input values. The use of “A” is merely a
convention for indicating how the input-indicating box
and the effect-indicating box are supposed to combine
to form a single operation.
In the case of operations parametrized by compile-
time constants, diagrams will use the letters “K” and/or
“R”. For example, a box showing “+K (mod R)” refers
to the modular-offset operation |x〉 → |x+K (mod R)〉.
We use R to refer to the modulus in modular-arithmetic
operations, and to the value that is factored by Shor’s
algorithm. In several constructions we assume that R
is odd. Removing factors of 2 from a factoring prob-
lem is trivial, so this assumption does not decrease the
generality of the overall construction.
Because adding a constant into a register is more ex-
pensive than adding one register into another, we avoid
ambiguity between the two operations by always refer-
ring to the operation that adds a constant as an “offset
operation”. We will refer to the operation that adds one
register into another as just “addition” or, if needed for
clarity, “enregistered addition”.
When an operation is controlled by a wire bundle,
it is conditioned on all wires in the bundle. When a
single-qubit gate is applied to a wire bundle, the gate
applies separately to every wire. For example, when a
NOT gate controlled by one wire bundle is applied to
another wire bundle, every wire in the latter is toggled
when and only when every wire in the former is on.
For completeness, even when the period finding re-
duction doesn’t require a controlled version of an opera-
tion, we nevertheless provide a controllable construction
that scales linearly with the number of controls.
For brevity, we take for granted that each circuit’s in-
verse operation is decomposed into the same operations
as the original operation but run in reverse order and
with each sub-operation inverted. A decrement is a re-
versed increment, a multiply-add is a reversed multiply-
subtract, a modular division is a reversed modular mul-
tiplication, a modular halving is a reversed modular
double, and so forth.
We do not attempt to define or implement reason-
able behavior for modular arithmetic circuits applied
to out of range values (ones equal to or larger than the
modulus). This includes input values. For example, if
our modular addition construction (x += y (mod R))
is applied to a y ≥ R, then we don’t guarantee that
y mod R will be added into x, that the operation will
commute with other additions, that optimizations won’t
change the behavior, or that anything sensible at all will
happen. If the precondition y < R is violated, what oc-
curs is undefined behavior [5].
2 Constructions
Our reduction, from the period finding step of Shor’s
algorithm down to constant-sized gates, uses many cir-
cuit constructions. Figure 1 shows an overview of the
various operations we will use, and the path through
them that we will take.
2.1 Period Finding for Modular Exponentiation
A high-level view of the circuit for period finding ap-
plied to modular exponentiation, the core quantum sub-
routine of Shor’s quantum factoring algorithm [12], is
shown in Figure 2.
Before the quantum circuit is constructed, a base B
is chosen at random. The randomly chosen B must
be co-prime to R. When a B that is not co-prime to
R is accidentally chosen, the lucky victim can instead
factor R by recursively factoring R1 = gcd(B,R) and
R2 = R/ gcd(B,R).
The circuit begins by preparing a uniform su-
perposition |ψ0〉 =
√
2−n
∑2n−1
k=0 |k〉, then uses the
×BA (mod R) operation to separate that superposition
into equivalence classes modulo the unknown period l
of this operation. That is to say, w.l.o.g. the state ends
up equal to |ψ1,x〉 =
√
l2−n
∑≈(2n/l)−1
k=0 |lk+x〉 for some
x. The circuit then applies an inverse Fourier transform
to the state. Fourier transforming a uniform signal with
period l produces a spectrum with peaks near N · 0/l,
2
Figure 1: Graph of the transitive reduction of dependencies
between constructions in our paper. Edge labels indicate which
constructions use a dependency more than a constant number
of times.
Figure 2: High-level definition of the period finding circuit [12]
used by Shor’s algorithm. R is the modulus and the number to
be factored, B is a randomly chosen base, n is the number of
bits needed to store R, and p ∈ Θ(n) controls the precision of
the phase estimation step. The triangles indicate how many an-
cillae are needed “behind the scenes”, by our constructions, to
perform an operation. Recovering the period requires classical
post-processing of the sampled output.
N ·1/l, N ·2/l, ..., N ·(p−1)/l. Shor’s algorithm recovers
the period l by sampling values si from this spectrum,
then using a continued fractions algorithm to compute
the denominator of the fraction (with denominator be-
low R) that is closest to si/N .
Because period-finding measures all qubits immedi-
ately after performing a QFT, most of the transformed
qubits can be measured earlier than shown. In fact,
each qubit can be measured so early that the next qubit
needed for the QFT does not even need to be initialized
yet! Only one of the qubits in the phase-estimation reg-
ister needs to be present at a time, and so the phase reg-
ister can be reduced to a single repeatedly-used qubit
[18, 9, 10, 2]. Figure 3 shows a period-finding circuit
with this property. It uses (a) controlled modular mul-
tiplication, (b) measurement, (c) X-axis rotations clas-
sically parametrized by previous measurements, and (d)
qubit resets. The only non-trivial operation is (a), the
controlled modular multiplication of an n-qubit register.
We perform modular multiplication with modular
scaled-addition operations and an ancilla register as in
[2]. However, to allow our ancilla register to be mostly
dirty, we extend the operation so that it has a well de-
fined effect on the second register: multiplying by the
inverse factor. We will refer to this combined operation
as a “bimultiply”.
The bimultiplications we perform throughout the al-
gorithm do change the value of the ancilla register, but
after the usual end of the circuit we can undo the dam-
age. The key insight is that the work register is ini-
tialized to |1〉 and gets multiplied by constants inverse
to the ones trashing the dirty ancilla register. Instead
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of discarding the work register after performing phase
estimation, as is normally done, we have a use for it.
We measure the work register to recover the fixup fac-
tor needed to restore the dirty register’s original value.
Figure 4 shows this construction.
Because our modular circuit constructions would
have undefined behavior if any register had a value equal
to or larger than R, we need the ancilla register to con-
tain a value less than R. We ensure this by requiring
that the ancilla register’s MSB be |0〉 (i.e. clean) and
that the registers be as small as possible (i.e. have size
n = dlg2(R)e).
2.2 Modular Bimultiplication
As in [2], we perform controlled modular multiplication
with a second register and modular scaled-addition op-
erations. However, to allow the second register to be
dirty, we use an additional scale-add as well as a nega-
tion operation as in [19]. See Figure 5 for the circuit
diagram.
To show that the circuit works, suppose that the two
registers start in the state (x, y), working modulo R.
We scale-add the first register times K into the second
register to produce the state (x, y+xK). Then a scale-
subtract times K−1 out of the first register puts the sys-
tem into the state (x−yK−1−xKK−1, y+xK), which is
just (−yK−1, y+xK). Next, we cancel the y term in the
second register by scale-adding the first register times
K into it again, leaving (−yK−1, y + xK − yK−1 ·K)
which is simply (−yK−1, xK). Finally, we swap the
terms and negate the second term to get (xK, yK−1)
as desired.
In the case where K has no multiplicative inverse
modulo R, this construction will not work (it would
define an invalid irreversible operation). However, that
would mean K is a factor of R; a case that can be
checked for and handled classically before bothering to
factor R with a quantum computer.
2.3 Modular Scaled-Addition
To perform modular scale-add operations, we use a
shift-and-add approach similar to [2]. We right-shift
(i.e. divide by 2 (mod R)) the target register n − 1
times, then begin iteratively left-shifting (i.e. multiply-
ing by 2 (mod R)) and adding K into the target. We
condition the first modular addition on the most signif-
icant bit of the input, the second addition on the next
most significant bit, and so forth. (The more significant
bits go first because their effects must be hit by more
left-shifts.) See Figure 6.
The conditional offset and modular doubling opera-
tions need a dirty bit, but for non-trivial n there are
more than enough unused bits available to borrow, so
the circuit as a whole doesn’t require any dirty bits.
Note that the modular doublings (and halvings) re-
quire R to be odd, since otherwise the operation would
be irreversible. However, given that in the intended
use case R is a number to be factored, it is reasonable
to require callers to have factored out multiples of two
beforehand.
2.4 Modular Doubling
To multiply a register by 2 modulo an odd R, we note
that the permutation this operation performs is to take
the values from [(R+ 1)/2, R), the top-half of the valid
range, and interleave them between the values from
[0, (R+ 1)/2), the bottom-half of the valid range.
We can perform this interleaving by moving the valid-
top-half up until it starts at 2n−1, i.e. aligns with the
MSB boundary. A left-rotate of the register bits then
moves the MSB to the LSB, converting the alignment
into interleaving.
Because it’s expensive to perform an offset that af-
fects values above R/2 while leaving values below R/2
alone, the circuit shown in Figure 7 uses a different
alignment strategy. It starts by offset-ing the whole
range down by dR/2e, which wraps the valid-bottom-
half of the input around to the top of the register’s
range. This offset also aligns what was originally the
valid-top-half against the bottom of the register range.
Then the circuit uses a controlled offset to move just
the top half of the register (including the invalid range
above R) up by dR/2e, re-wrapping what was originally
the valid-bottom-half past the top and around to the
middle, aligning it with the MSB boundary. The circuit
then toggles the MSB, fixing the fact that, although the
valid-top-half is aligned with 0 and the valid-bottom-
half is aligned with 2n−1, that’s exactly the reverse of
what we want. With the desired alignment achieved,
the circuit interleaves the two halves with a left-rotate.
2.5 Pivot-Flips
We will implement both modular negation and modular
offset/addition in terms of a non-standard operation we
call a “pivot-flip”. A pivot-flip is an operation that
reverses the order of states less than a given pivot value,
without affecting other states. For example, a pivot-flip
with the pivot equal to 4 would swap |0〉 and |3〉, swap
|1〉 and |2〉, and leave all other states untouched.
The exact permutation performed by a pivot-flip with
pivot equal to K is:
PivotFlipK =
K−1∑
i=0
|K − i− 1〉〈i|+
N−1∑
i=K
|i〉〈i|
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Figure 3: Period finding with a single phase-estimation qubit [2]. The small oplus’ (⊕) are “X-axis controls”. An X-axis control
is equivalent to a normal control, but with a Hadamard gate applied before and after. It conditions on the state 1√2 |0〉 − 1√2 |1〉
instead of on the state |1〉.
Figure 4: Period finding with a single phase-estimation qubit and paired inverse multiplications (“bimultiplications”). Uses
O(n3 lgn) gates, O(n3) depth, and no additional qubits beyond those shown.
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Figure 5: Controlled modular bimultiplication, with a constant
multiplier K, using three modular scaled-additions and a swap.
K must have a multiplicative inverse modulo R. Uses no an-
cillae, O(c + n2 lgn) gates, and O(c + n2) depth where c is
the number of controls and n is the register size. The nega-
tion operation requires 2 dirty ancillae, but notice there are free
wires in the other register that can be borrowed, so the overall
construction requires no additional dirty ancilla (for non-trivial
n).
Figure 6: Reducing a controlled modular scale-add, with a con-
stant multiplier K, into the modular equivalent of shift-and-
add. Requires the modulus R to be odd. Uses no ancillae,
O(c+n2 lgn) gates, and O(c+n2) depth where c is the num-
ber of controls and n is the register size.
Figure 7: Controlled modular doubling. R must be odd. Uses
1 dirty ancilla, O(c+n lgn) gates, and O(c+n) depth, where
c is the number of controls and n is the register size.
Figure 8: Controlled pivot-flip circuit with an enregistered
pivot. The target register can be larger than the input reg-
ister, but not smaller. Uses 2 dirty ancillae, O(c + m lgm)
gates, and O(c+m) depth where c is the number of controls,
n is the size of the input register, e is the extra size of the
target register, and m = n+ e is the size of the target register.
To perform a pivot-flip efficiently, we use the fact that
x→ ¬(x−K) nearly does what is required: it flips the
range below K but unfortunately also flips the range
above-and-including K. It’s a “bi-flip”.
The bi-flip operation is its own inverse, so it can be
“toggle-controlled”. If we apply two bi-flips controlled
by the same control qubit, then toggling the control
qubit determines whether or not a bi-flip is applied to
the target register. When the control qubit stays off,
neither bi-flip fires and nothing happens to the target.
When the control qubit stays on, both bi-flips fire and
they undo each other. But if the control qubit is toggled
after the first bi-flip but before the second, then exactly
one of them will fire and the target register ends up
bi-flipped.
Another useful property of a bi-flip is that it doesn’t
move any states across the pivot. A bi-flip at K pre-
serves x < K for all x. This allows the toggling of
the control qubit, that determines whether a toggle-
controlled bi-flip will happen, to be based on a com-
parison of the pivot against the target register we are
operating on. Even at points where the target may or
may not have been bi-flipped.
See Figure 8 and Figure 9 for the circuit diagrams.
For states that are less than the pivot, the comparison
against the pivot keeps toggling the ancilla and exactly
one of the controlled bi-flips will fire. For states equal to
or larger than the pivot, the ancilla does not get toggled
and so the bi-flips undo each other. Therefore only the
range below the pivot is flipped.
2.6 Modular Addition / Offset
As shown in Figure 10, a modular addition can be im-
plemented by three pivot-flips. To add K into a register
modulo R, perform pivot-flips with the pivot at R−K,
then R, then K. See Figure 11 for the circuit. (An
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Figure 9: Controlled pivot-flip circuit with a constant pivot.
Uses 2 dirty ancillae, O(c+ n lgn) gates, and O(c+ n) depth
where c is the number of controls and n is the register size.
Figure 10: Modular addition of A (mod R) can be done with
three pivot flips. One at R−A, then one at R, then one at A.
Requires A ≤ R.
optimization we don’t show is that, because the val-
ues above R don’t matter, the pivot-flip at R can be
replaced by a bi-flip.)
Interestingly, controlled modular addition can borrow
its own controls as dirty bits. For modular offset (i.e.
adding a compile-time constant into a register), the two
dirty bits are required whether or not the operation is
controlled. See Figure 12.
2.7 Modular Negation
To negate a number mod R, we need to reverse the order
of the states |1〉 to |R − 1〉. We do so by temporarily
moving |0〉 out the way with a decrement, pivot-flipping
at R− 1, then undoing the decrement. See Figure 13.
2.8 Comparison
Comparison operations toggle a target bit based on the
relationship between two input registers. We implement
comparisons as in [14], using an addition followed by a
slightly smaller subtraction that clears all changes ex-
cept the overflow signal into the target bit. See Fig-
ure 14.
For comparisons against another register this ap-
proach uses 1 dirty ancilla (if controlled, otherwise no
ancillae), O(c+n) gates, and O(c+n) depth. For com-
parisons against a constant, the number of gates in-
creases to O(c + n lgn) and an extra dirty ancilla is
required.
Figure 11: Controlled modular addition construction based on
pivot-flips. The arithmetic being performed on the input reg-
ister temporarily transitions it from storing x to R − x for the
first pivot flip. Because R is a compile-time constant, R + 1
is also a compile-time constant and the +R + 1 operation is
a normal offset operation. All arithmetic is two’s complement,
i.e. modulo 2n. Uses 2− c dirty ancillae, O(c + n lgn) gates,
and O(c + n) depth where c is the number of controls and n
is the register size.
Figure 12: Controlled modular offset construction based on
pivot-flips. Uses 2 dirty ancillae, O(c+n lgn) gates, and O(c+
n) depth where c is the number of controls and n is the register
size.
Figure 13: Controlled modular negation. Uses 2 dirty ancillae,
O(c+n lgn) gates, and O(c+n) depth where c is the number
of controls and n is the register size.
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Figure 14: Controlled comparison. Uses 2 dirty ancillae, O(c+
n lgn) gates, and O(c + n) depth where c is the number of
controls and n is the register size.
Figure 15: Adder for input and target registers of the same size.
Requires no ancillae, and uses O(n) gates and depth. Based
on [11, 14].
When n dirty qubits are available, the overflow-
predicting construction from [8] with better constant
factors can be used instead.
2.9 Addition / Offset
[14] provides a reversible adder circuit that uses O(n)
gates, O(n) depth, and no ancillae. We show an equiv-
alent circuit in Figure 15.
Because the construction in Figure 15 uses the input
register as workspace, it doesn’t work when the input is
a compile-time constant or when the target register is
larger than the input register. (When the target register
is smaller, we simply ignore the high bits of the input
due to overflow wraparound.) This is a problem for us,
because some of our constructions add constants into
register (e.g. modular scale-add), and some others add
inputs into larger target registers (e.g. comparison).
When the value to be added into a register is a
compile-time constant (i.e. when applying an offset
gate), we use the offset construction from [8]. Their
offset circuit, shown in Figure 16, uses O(n lgn) gates,
O(n) depth, and one dirty ancilla.
Figure 16: Offset circuit from [8]. e is either 0 or 1. Uses 1
dirty ancilla, O(n lgn) gates, and O(n) depth (by overlapping
the recursive cases).
When the target register is larger than the input reg-
ister, the addition circuit in Figure 15 can be modified
without increasing the asymptotic cost. We do this by
removing the surrounding CNOTs and adding three in-
crement/decrement operations to the circuit, as follows.
(Note that, to avoid cyclic dependencies, the increment
and decrement constructions described in the next sub-
section will only use the same-register-size adder.)
First, because there are many target bits not reached
by the time we have swept through the entire input reg-
ister, carry signals aren’t reaching the high bit of the
target register. We fix this by replacing the innermost
CNOT, the carry-propagating CNOT, with a controlled
increment. Second and third, because we’re using the
MSB of the input register as the carry signal, it causes
an increment at the LSB instead of at the correct po-
sition. We undo the LSB increment with a controlled
decrement, and use a controlled increment to apply the
MSB’s effect where it should have actually gone. See
the circuit diagram in Figure 17.
To control addition gates, and offset gates, we use
“commutator controlling”: finding operations G and H
such that their group-theory commutator [G,H] = G ·
H ·G† ·H† equals a desired operation U and either G or
H can be efficiently controlled. In particular, we focus
on the case whereG2 = U andH satisfiesH ·G·H† = G†
(i.e. framing G with H inverts the effect of G).
In the case of addition, we have the property ¬(¬x+
K) = ¬(−x − 1 + K) = −(−x − 1 + K) − 1 = x −K.
So a valid inverting operation H for addition is a NOT
gate applied to every target wire; H = X⊗n. If we then
consider G = S-K , where S is an offset-by-subscript op-
eration, we find that [G,H] = [S−K , X⊗n] = S2K . We
can control this constructed S2K operation by adding
controls only to the multi-not operation H, which is
cheap to do. To add K instead of 2K, we temporarily
prepend a dirty LSB onto the target register. We show
this construction in Figure 18.
2.10 Increment
A register can be incremented by subtracting both x
and ¬x = −x − 1 from it, for any x. When n dirty
8
Figure 17: Adder with target larger than source, using no ancil-
lae. Uses O(n) gates and depth. The increment and decrement
gates all have at least one free wire to borrow as a dirty ancilla.
Figure 18: Reducing controlled addition to uncontrolled addi-
tion. Uses O(c + m) gates, O(c + m) depth, and a dirty an-
cilla. When applied to offset gates, uses O(c + m lgm) gates,
O(m + c) depth, and two dirty ancillae. c is the number of
controls, n is the size of the input, and m > n is the size of
the target register.
Figure 19: Subtracting x and −x−1 from a register increments
it. Requires O(n) depth and size, and n dirty ancillae.
bits are available, x can come from a register defined by
those n arbitrary bits, as shown in Figure 19.
To improve from n dirty bits to the single dirty bit
used by the circuit in Figure 20, we break the register
into two halves. A high-half that is incremented only if
all of the low bits are on, and a low-half that is uncon-
ditionally incremented.
If the increment is uncontrolled, the low-half can be
incremented with the double-subtraction trick by bor-
rowing the high-half. When there are controls, we
instead increment the low-half using a commutator-
control construction where one operation subtracts the
ancilla register out of the target and the other applies
a NOT gate to every input wire and target wire. This
works because ¬(¬T +¬K)−K = ¬(−T −1−K−1)−
K = (T + 2 +K)− 1−K = T + 1.
The high-half is trickier to deal with. We want to bor-
row the low-half for the double-subtraction trick, but
the low-half is being used as a control and so can’t be
borrowed. To work around not being able to operate on
the borrowed low-half bits while using them as a con-
trol, we use more commutator control tricks and some
knowledge of what state the low-half must be in if op-
erations it is controlling are firing.
We add and subtract the low-half out of the high-
half, but frame the addition with NOT gates controlled
by all bits in the low half. When any of the bits in
the low-half are off, the NOT gates don’t fire and the
addition and subtraction will cancel each other. When
all of the bits in the low-half are on, i.e. when the
low-half is storing the two’s complement representation
of -1, the NOT gates do fire. This inverts the addition
into a subtraction, and the low-half (which is storing -1)
is subtracted out of the high-half twice. Therefore the
high-half was incremented by 2. To halve the +2 into a
+1, we prepend a dirty LSB onto the target register.
Recall that, earlier in the paper, we used increments
and decrements to implement addition where the target
was larger than the input. To avoid an expensive cyclic
dependency in our increment construction, the addi-
tions we use must not be larger-target additions. (Also,
when the two registers are not the same size, they define
arithmetic modulo different powers of 2. This breaks
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Figure 20: Odd-sized controlled increment. For the even-sized
case, separate the LSB from the rest of the register, increment
the rest of the register using the LSB as an extra control, then
toggle the LSB. Uses O(c + n) gates, O(c + n) depth, and 1
dirty ancilla.
Figure 21: Bootstrapping a dirty ancilla out of an increment
gate using quantum operations. The ifrac gate is a “phase
gradient” operation that phases each computational basis state
|v〉 by an amount proportional to v/2d, where d is the size of
the register. In this case each state is phased by eipi2 v/2d . The
phase gradient is implemented by a column of Z2−k gates.
properties such as T + ¬K = T −K − 1.)
Because we can only perform additions and subtrac-
tions with input and target registers of the same size,
the construction described so far in this section only
works for odd-sized registers. To handle even-sized reg-
isters, we decompose the increment into a controlled-
increment and a NOT gate. We use the LSB as a control
determining whether the (odd-sized) rest of the register
is incremented, and then toggle the LSB.
2.11 Bit Swaps, Rotations, and Reversals
Bit permuting operations can usually be emulated by re-
labelling qubits, so they are easy to overlook in circuits.
But some of our circuit diagrams have used controlled
bit rotations which require actual gates. We provide
the relevant constructions in Figure 22 and Figure 23.
2.12 Multi-Nots
Several of our constructions have used CNOTs applied
to wire bundles, with many controls and many tar-
gets. A naive approach to implementing these opera-
tions would be to apply a separate NOT, each controlled
by every control, to every target. But this would use
O(n · c) gates, which is not linear in the number of con-
trols.
To avoid paying the overhead of c controls for every
target, we toggle one target conditioned on all of the
Figure 22: A controlled bit rotation / bit swap is three con-
trolled bit-reverses. Uses no ancillae, O(c + n) gates, and
O(c + n) depth.
Figure 23: Inline controlled bit order reversal on an odd-sized
register of size n = 2k+1, and on an even-sized register of size
n = 2k + 2. Each XOR operation is a series of independent
CNOTs (note that the inputs have opposite endian-ness to the
outputs). Uses no ancillae, O(c+n) gates, and O(c+n) depth.
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Figure 24: Reducing a many-control many-target CNOT into
one many-control single-target CNOT and many single-target
single-control CNOTs. Uses no ancillae, O(c + n) gates, and
O(c + n) depth where n is the number of targets and c is the
number of controls. The depth can be reduced to O(c + lgn)
by spreading the toggling effect more intelligently.
Figure 25: When c−2 dirty ancillae are available, a controlled-
not with c controls can be reduced into 4c−8 Toffoli gates [1].
It is possible to reduce the number of ancilla needed to just one,
by using twice as many Toffoli gates, but that construction isn’t
needed in the context of period finding because there are always
enough unused qubits to borrow.
controls. We then use toggle-controlling to spread the
toggling effect to all of the other targets.
To efficiently reduce the single remaining CNOT with
c controls into constant-sized Toffoli gates, we take ad-
vantage of the many available dirty ancilla. See Fig-
ure 24 and Figure 25.
3 Overview and Improvements
Recall that Figure 1 shows a dependency graph of the
constructions discussed in this paper. Our asymptotic
costs are dominated by performing O(n) modular mul-
tiplications, each of which uses O(n) modular additions
and offsets, each of which uses O(n lgn) constant-sized
classical gates [8] and O(n) depth. The total cost of
the period-finding step in Shor’s algorithm, using our
construction, is O(n3 lgn) gates and O(n3) depth.
In Figure 26 we show how the number of qubits
needed for Shor’s algorithm has improved over time.
Our main improvements over previous arithmetic con-
structions are 1) the use of pivot-flips for modular ad-
dition, 2) the use of dirty bimultiplication for modular
multiplication, and 3) the O(n) incrementer requiring
only a single dirty ancilla.
Previous modular addition constructions worked by
temporarily storing an is-wraparound-needed compari-
son in a clean ancilla [15, 8]. Pivot flips also require an-
cillae, but the ancillae can be dirty and, in the context
of Shor’s algorithm, there are always qubits available to
borrow whenever a pivot-flip is needed. This improve-
ment ends up saving a qubit, reducing the total number
of qubits we would have needed from 2n+ 2 as in [8] to
2n+ 1.
Previous modular multiplication constructions did
not work with a dirty ancilla register. They either re-
quired a clean ancilla register because they leaked the
ancilla register into the work register [8], or else a trash-
able ancilla register because there was no way to undo
the damage being done by the multiplications [19]. The
leakage problem is fixed by adding an extra scale-add
operation and a negation operation [19]. We fixed the
trashing problem by measuring the work register at the
end of the circuit, and using its value to drive a clean-
up multiplication that restores the ancilla register. This
improvement allows n − 1 of the qubits in the ancilla
register to be dirty. The MSB has to stay clean to en-
sure the register’s value is less than the modulus being
factored.
Previous published incrementers (not counting an un-
published version of our construction being cited by [8])
required either O(n2) gates or ω(1) ancillae [4, 1]. Our
classical incrementer construction uses O(n) gates and
a single dirty ancilla.
Note that, for classical reversible computation, 1 dirty
ancilla is the minimum possible for an incrementer. An
increment operation on n bits is equivalent to perform-
ing a state-permutation that uses 2n−1 swaps to sweep
the state |2n− 1〉 from the top of the state-space to the
bottom of the state-space one step at a time. Note that
2n − 1 is odd for non-trivial n, and therefore the par-
ity of the state permutation performed by an increment
operation is odd. However, the parity of the permuta-
tion performed by any classical gate that doesn’t cover
the entire circuit is even. Since odd-parity permutations
can’t be implemented by composing even-parity permu-
tations, it is impossible to compose smaller operations
into an increment operation that covers every bit. An
uncovered bit (i.e. a dirty ancilla) must be present.
When quantum operations are available, the parity
barrier can be bypassed and incrementing can be per-
formed without any ancilla. The asymptotic cost is
slightly worse due to the cost of synthesizing tiny ro-
tations, and the constant factors hidden by the asymp-
totic notation are also worse. See Figure 21 for the
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Year Depth Gates Clean Qubits Total Qubits
Shor [12] 1994 Θ(nM(n)) Θ(nM(n)) Θ(n) Θ(n)
Beckman et al. [3] 1996 Θ(n3) Θ(n3) 5n+ 1 5n+ 1
Veldral et al. [16] 1996 Θ(n3) Θ(n3) 4n+ 3 4n+ 3
Beauregard [2] 2003 Θ(n3 lg 1ε ) Θ(n3 lg
n
ε lg
1
ε ) 2n+ 3 2n+ 3
Takahashi et al. [15] 2006 Θ(n3 lg 1ε ) Θ(n3 lg
n
ε lg
1
ε ) 2n+ 2 2n+ 2
Zalka [19] 2006 Θ(n3 lg 1ε ) Θ(n3 lg
n
ε lg
1
ε ) 1.5n+O(1) 1.5n+O(1)
Ha¨ner et al. [8] 2016 Θ(n3) Θ(n3 lgn) 2n+ 2 2n+ 2
(ours) 2017 Θ(n3) Θ(n3 lgn) n+ 2 2n+ 1
Figure 26: Space-efficient constructions of Shor’s algorithm over time. The table only includes papers that presented explicit
circuit constructions and improved the minimum number of qubits required to perform the algorithm (or else the time complexity
at a slightly larger qubit count). M(n) is the classical time-complexity of multiplication, which is known to be asymptotically at
most n · (lgn) · 2O(lg∗ n) [6]. ε is the maximum error when synthesizing the circuit out of a fixed set of universal gates, which is
asymptotically relevant for algorithms that use Draper addition [4] (i.e. applying phase gradients in frequency space) instead of
Toffoli-based addition/offset constructions.
construction.
We used Quirk [7] to explore [17], check, and re-
fine individual constructions. The full construction
down to Toffoli gates was tested in ProjectQ [13]. The
python source code for our test implementation, and
an issue tracker for submitting errata, can be found
online at https://github.com/Strilanc/PaperImpl-2017-
DirtyPeriodFinding.
Although the asymptotic costs of our constructions
match previous work, the constant factors are signif-
icantly worse. For example, our equivalent of a con-
trolled 32-qubit multiplication uses roughly 1.3 million
Toffoli gates (the specific number depends on the factor
to multiply by, the modulus, whether or not a number
of optimizations are used, and whether or not those op-
timizations apply to a given case). This cost is over an
order of magnitude worse than previous work [8]. The
reason for the increased cost is that using dirty ancillae
results in more uncomputation work, in repeating some
operations twice conditionally to do them once uncon-
ditionally, and in less efficient constructions in general.
These inefficiencies stack multiplicatively when one con-
struction uses another as a subroutine.
4 Future Work and Conclusion
In this paper we described how to perform various arith-
metic operations using only dirty ancilla. We also de-
scribed various techniques we used to find the construc-
tions: pivot flipping, toggle controlling, commutator
controlling, and exploration by directly manipulating
circuit diagrams. We showed how these constructions
reduce the number of clean qubits required to perform
Shor’s algorithm from 1.5n+O(1) to n+ 2.
Of the 2n+ 1 qubits our period-finding construction
requires, 1 is used for the phase estimation qubit, n
are used to store the work register, and n are ancil-
lae used to implement modular multiplication in terms
of scaled modular addition. Except for multiplication,
all our arithmetic constructions use two or fewer dirty
ancillae. Since we reduce modular scale-addition into
operations that have a Θ(n) surplus of unused qubits,
in context there are always more than enough dirty an-
cillae available to implement the simpler arithmetic in-
line. Because there is slack in the simpler arithmetic
constructions, improving the overall number of qubits
used by Shor’s algorithm requires only that we improve
the first step of reducing modular multiplication into
some other operation.
One way we could reduce modular multiplication
into better operations is by knowing the factorization
p · q of the modulus R, with p and q each having size
≈ n/2. The Chinese remainder theorem guarantees that
x mod R could be uniquely represented as the pair of
half-sized values (x mod p, x mod q). Multiplications
of the half-sized values could use and reuse the same
half-sized ancilla register, for a total of three half-sized
registers (one for x mod p, one for x mod q, and one
hopefully-dirty ancilla register). Despite the large re-
duction in the number of ancillae available to the un-
derlying arithmetic operations, each operation would
still have more than enough ancillae and contribute no
additional ancillae to the overall circuit. (Note: because
the initial value x0 = 1 is trivial, and the final value is
measured or discarded, it’s not necessary to implement
circuits that translate between the Chinese-remainder
representation and the usual 2s-complement represen-
tation.) Of course, since we use Shor’s algorithm to
compute the factorization of R, using the factorization
of R to optimize Shor’s algorithm would be paradoxi-
cal. The 1.5n achieved in [19] was done via this kind of
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method, except that instead of factoring R Zalka fac-
tored the value to multiply by and the factoring was
done modulo R (by stopping a generalized gcd at a mid-
way point) instead of in Z.
A second way to reduce modular multiplication into
(slightly) smaller operations could be with commuta-
tor control. Note that the modular Fourier transform
inverts the effect of modular multiplication: QFTR ·
(×K modR) ·QFT−1R = (×K−1 modR). This has two
useful high-level effects. First, by applying the bimul-
tiplication gate used in this paper twice, but inverting
the effect on the ancilla register for the second applica-
tion, we can build a proper modular multiplication gate
that only affects a single register. Second, we can use
commutator control to move controls from the modu-
lar multiplication gate onto modular Fourier transform
gates. Assuming controlled modular QFTs can be per-
formed with fewer ancillae than controlled modular mul-
tiplication, we could save a qubit when performing the
modular multiplication by borrowing the control qubit.
Possible future improvements aside, in this paper we
showed that the number of clean qubits sufficient to
perform Shor’s algorithm is no more than n+O(1). We
consider this to be a step towards a construction for
Shor’s algorithm that uses only n + O(1) qubits total.
We do note, however, that these improvements are of
more theoretical than practical interest. In practice, on
error corrected quantum computers, the important cost
to optimize is the number of T gates. In that sense, the
main practical contribution of this paper is the improved
increment circuit and the demonstration of constructing
circuits under tight space constraints.
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